

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

These N-Channel enhancement mode power field effect transistors are using SGT MOSFET technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

TOLL-8



FEATURES

- 100% avalanche test
- Qualified According to JEDEC for Target Applications
- Green Device Available

APPLICATIONS


- Battery Protection
- Telecom and Server Power Supply
- Brushless DC Motor Control
- DC-DC Converters
- High Performance Synchronous Rectification
- Load Switch and eFuse

PACKAGE INFORMATION

Package	MPQ	Leader Size
TOLL-8	2K	13 inch

ORDER INFORMATION

Part Number	Type
SPT367N10SV-C	Lead (Pb)-free and Halogen-free



ABSOLUTE MAXIMUM RATINGS ($T_C=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current @ $V_{GS}=10\text{V}$ ¹	I_D	$T_C=25^\circ\text{C}$	A
		$T_C=100^\circ\text{C}$	
Pulsed Drain Current ²	I_{DM}	1471	A
Power Dissipation ⁴	P_D	$T_C=25^\circ\text{C}$	W
		$T_A=25^\circ\text{C}$	
Single Pulsed Avalanche Energy ³	E_{AS}	1440	mJ
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Ratings			
Thermal Resistance Junction-Ambient ⁵	$R_{\theta JA}$	40	$^\circ\text{C/W}$
Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	0.4	

ELECTRICAL CHARACTERISTICS ($T_C=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage		V _{(BR)DSS}	100	-	-	V	V _{GS} =0V, I _D =250μA
Gate-Threshold Voltage		V _{GS(th)}	2	-	4	V	V _{DS} =V _{GS} , I _D =250μA
Gate-Source Leakage Current		I _{GSS}	-	-	±100	nA	V _{GS} =±20V, V _{DS} =0V
Drain-Source Leakage Current	T _C =25℃	I _{DSS}	-	-	1	uA	V _{DS} =100V, V _{GS} =0V
	T _C =55℃		-	-	10		
Static Drain-Source On-Resistance ²		R _{DS(ON)}	-	1.1	1.4	mΩ	V _{GS} =10V, I _D =150A
			-	1.6	2		V _{GS} =6V, I _D =75A
Gate Resistance		R _g	-	0.6	-	Ω	
Forward Transconductance		g _{fs}	-	312	-	S	V _{DS} =1V, I _D =150A
Total Gate Charge		Q _g	-	141	-	nC	V _{DD} =50V V _{GS} =10V I _D =100A
Gate-Source Charge		Q _{gs}	-	45	-		
Gate-Drain Charge		Q _{gd}	-	33	-		
Turn-on Delay Time		T _{d(on)}	-	39	-	nS	V _{DD} =50V V _{GS} =10V I _D =100A R _G =1Ω
Rise Time		T _r	-	37	-		
Turn-off Delay Time		T _{d(off)}	-	45	-		
Fall Time		T _f	-	13	-		
Input Capacitance		C _{iss}	-	10043	-	pF	V _{DS} =50V V _{GS} =0V f=1MHz
Output Capacitance		C _{oss}	-	4487	-		
Reverse Transfer Capacitance		C _{rss}	-	70	-		
Source-Drain Diode							
Continuous Source Current ^{1 6}		I _S	-	-	260	A	V _D =V _G =0V, Force Current
Pulsed Source Current ^{2 6}		I _{SM}	-	-	1471		
Diode Forward Voltage ²		V _{SD}	-	0.84	-	V	I _S =100A, V _{GS} =0V T _J =25℃
Reverse Recovery Time		t _{rr}	-	65	-	nS	I _S =100A, di/dt=400A/μs T _J =25℃
Reverse Recovery Charge		Q _{rr}	-	480	-	nC	

Notes:

- The data tested by surface mounted on one inch² FR-4 board with 20Z copper.
- The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
- The E_{AS} data shows Max. rating. The test condition is $L=0.5mH, I_{AS}=75.8A$.
- The power dissipation is limited by 150°C junction temperature.
- Mounted on 1 inch square PCB
- The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

TYPICAL CHARACTERISTICS

Fig 1. Output Characteristics, $T_J=25^\circ\text{C}$




Fig 2. Drain-source on resistance, $T_J=25^\circ\text{C}$




Fig 3. Forward characteristics of body diode




Fig 4. Gate Charge Characteristics




Fig 5. Capacitance Characteristics





Fig 6. Threshold Voltage Vs. Temperature



TYPICAL CHARACTERISTICS

Fig 7. Drain-source on-state resistance




Fig 8. Maximum Safe Operating Area




Fig 9. Avalanche characteristics




Fig 10. Drain-source breakdown voltage




Fig 11. Transfer characteristics





Fig 12. Power dissipation



TYPICAL CHARACTERISTICS

Fig 13. Drain current




Fig 14. Effective Transient Thermal Impedance




Fig 15. Gate Charge Test Circuit & Waveform




Fig 16. Resistive Switching Test Circuit & Waveforms






Fig 17. Unclamped Inductive Switching Test Circuit & Waveforms



PACKAGE OUTLINE DIMENSIONS


TOLL-8



REF.	Millimeter	
	Min.	Max.
A	9.65	9.95
A1	0.50	0.90
A2	0.45	0.75
B	10.18	10.58
B1	4.45	4.65
B2	2.85	3.45
C	11.48	11.88
C1	10.98	11.18
D	2.15	2.45
D1	1.70	1.90
D2	0.40	0.60
E	9.70	10.10
E1	0.60	0.90
E2	7.95	9.25
F	6.95 BSC.	
F1	5.89 BSC.	
G	1.10	1.30
H	3.00	3.20
J	2.80 REF.	
K	1.40	2.10
L	0.30	0.80
M	0.46 REF.	
N	0.10 REF.	
θ	10° REF.	
a	8.00 REF.	
b	0.60	0.80
e	1.20 BSC.	

MOUNTING PAD LAYOUT

TOLL-8



*Dimensions in millimeters