

SST3585S-C

4.3A, 20V, $R_{DS(ON)}$ 37m Ω

-3.1A, -20V, $R_{DS(ON)}$ 75m Ω

N & P-Ch Enhancement Mode Power MOSFET

RoHS Compliant Product

A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

The SST3585S-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SST3585S-C meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES

- Low Gate Charge
- Low On-resistance

MARKING




PACKAGE INFORMATION


Package	MPQ	Leader Size
SOT-26	3K	7 inch

ORDER INFORMATION

Part Number	Type
SST3585S-C	Lead (Pb)-free and Halogen-free




SOT-26



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.70	3.10	G	0	0.10
B	2.60	3.00	H	0.60 REF.	
C	1.40	1.80	J	0.12 REF.	
D	-	1.30	K	0°	10°
E	1.90 REF.		L	0.95 REF.	
F	0.25	0.50			

Mounting Pad Layout



*Dimensions in millimeters

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating		Unit
		N-Ch	P-Ch	
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Continuous Drain Current ¹ @ $V_{GS}=4.5\text{V}$	$T_A=25^\circ\text{C}$	4.3	-3.1	A
	$T_A=70^\circ\text{C}$	3.4	-2.5	
Pulsed Drain Current ³	I_{DM}	17.2	-12.4	A
Power Dissipation	P_D	1.14		W
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150		$^\circ\text{C}$
Thermal Date				
Maximum Thermal Resistance from Junction-Ambient ¹	$R_{\theta JA}$	110		$^\circ\text{C/W}$
Maximum Thermal Resistance from Junction-Ambient ²		180		

N-CH ELECTRICAL CHARACTERISTICS (T_J=25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV _{DSS}	20	-	-	V	V _{GS} =0, I _D =250μA	
Gate Threshold Voltage	V _{GS(th)}	0.5	-	1.2	V	V _{DS} =V _{GS} , I _D =250μA	
Forward Transfer Conductance	g _{fs}	-	20	-	S	V _{DS} =5V, I _D =4A	
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} = ±12V	
Drain-Source Leakage Current	I _{DSS}	T _J =25°C	-	-	1	μA	V _{DS} =16V, V _{GS} =0
		T _J =55°C	-	-	5		
Static Drain-Source On-Resistance ⁴	R _{DS(ON)}	-	-	37	mΩ	V _{GS} =4.5V, I _D =4A	
		-	-	45		V _{GS} =2.5V, I _D =3A	
Total Gate Charge	Q _g	-	8.6	-	nC	I _D =4A V _{DS} =15V V _{GS} =4.5V	
Gate-Source Charge	Q _{gs}	-	1.37	-			
Gate-Drain Change	Q _{gd}	-	2.3	-			
Turn-on Delay Time	T _{d(on)}	-	5.2	-	nS	V _{DS} =10V V _{GS} =4.5V I _D =4A R _G =3.3Ω R _D =2.5Ω	
Rise Time	T _r	-	34	-			
Turn-off Delay Time	T _{d(off)}	-	23	-			
Fall Time	T _f	-	9.2	-			
Input Capacitance	C _{iss}	-	635	-	pF	V _{GS} =0 V _{DS} =15V f=1MHz	
Output Capacitance	C _{oss}	-	70	-			
Reverse Transfer Capacitance	C _{rss}	-	63	-			
Source-Drain Diode							
Forward on Voltage ⁴	V _{SD}	-	0.7	1.2	V	I _S =1A, V _{GS} =0	
Continuous Source Current ¹	I _S	-	-	4.3	A		
Pulsed Source Current ³	I _{SM}	-	-	17.2			
Reverse Recovery Time	T _{rr}	-	7.5	-	nS	I _S =4A, V _{GS} =0 di/dt=100A/μs	
Reverse Recovery Charge	Q _{rr}	-	2.1	-	nC		

Notes:

- Surface mounted on a 1 inch² FR-4 board with 2oz copper. t_≤5s.
- Surface mounted on FR-4 Board using the minimum recommended pad size.
- The power dissipation is limited by 150°C junction temperature, P_w≤300μs, Duty cycle≤1%.
- The data tested by pulsed, pulse width≤300μs, duty cycle≤2%.

P-CH ELECTRICAL CHARACTERISTICS (T_J=25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV _{DSS}	-20	-	-	V	V _{GS} =0, I _D = -250μA	
Gate Threshold Voltage	V _{GS(th)}	-0.5	-	-1.2	V	V _{DS} =V _{GS} , I _D = -250μA	
Forward Transfer Conductance	g _{fs}	-	9	-	S	V _{DS} = -5V, I _D = -3A	
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} = ±12V	
Drain-Source Leakage Current	I _{DSS}	T _J =25°C	-	-	-1	μA	V _{DS} = -16V, V _{GS} =0
		T _J =55°C	-	-	-5		
Static Drain-Source On-Resistance ⁴	R _{DS(ON)}	-	-	75	mΩ	V _{GS} = -4.5V, I _D = -3A	
		-	-	105		V _{GS} = -2.5V, I _D = -2A	
Total Gate Charge	Q _g	-	9.7	-	nC	I _D = -3A V _{DS} = -15V V _{GS} = -4.5V	
Gate-Source Charge	Q _{gs}	-	2.05	-			
Gate-Drain Change	Q _{gd}	-	2.43	-			
Turn-on Delay Time	T _{d(on)}	-	4.8	-	nS	V _{DS} = -10V V _{GS} = -4.5V I _D = -3A R _G =3.3Ω R _D =3.33Ω	
Rise Time	T _r	-	9.6	-			
Turn-off Delay Time	T _{d(off)}	-	52	-			
Fall Time	T _f	-	8.4	-			
Input Capacitance	C _{iss}	-	686	-	pF	V _{GS} =0 V _{DS} = -15V f=1MHz	
Output Capacitance	C _{oss}	-	90.8	-			
Reverse Transfer Capacitance	C _{rss}	-	80.4	-			
Source-Drain Diode							
Forward on Voltage ⁴	V _{SD}	-	-0.7	-1.2	V	I _S = -1A, V _{GS} =0	
Continuous Source Current ¹	I _S	-	-	-3.1	A		
Pulsed Source Current ³	I _{SM}	-	-	-12.4			
Reverse Recovery Time	T _{rr}	-	8.4	-	nS	I _S = -3A, V _{GS} =0 dI/dt=100A/μs	
Reverse Recovery Charge	Q _{rr}	-	3.3	-	nC		

Notes:

- Surface mounted on a 1 inch² FR-4 board with 2oz copper. t_≤5s.
- Surface mounted on FR-4 Board using the minimum recommended pad size.
- The power dissipation is limited by 150°C junction temperature, P_w≤300μs, Duty cycle≤1%.
- The data tested by pulsed, pulse width≤300μs, duty cycle≤2%.

CHARACTERISTICS CURVE (N-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

CHARACTERISTICS CURVE (N-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area

Transient Thermal Response Curves




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

CHARACTERISTICS CURVE (P-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

CHARACTERISTICS CURVE (P-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform